UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/009,649	05/29/2002	Martin Vorbach	2885/56	8424
26646 KENYON & K	7590 04/05/201 ENYON LLP	EXAMINER		
ONE BROADV	VAY	DAO, THUY CHAN		
NEW YORK, NY 10004			ART UNIT	PAPER NUMBER
			2192	
			MAIL DATE	DELIVERY MODE
			04/05/2010	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)			
	10/009,649	VORBACH ET AL.			
Office Action Summary	Examiner	Art Unit			
	Thuy Dao	2192			
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address			
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be time will apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	lely filed the mailing date of this communication. (35 U.S.C. § 133).			
Status					
Responsive to communication(s) filed on <u>03 December</u> 2a) This action is FINAL . 2b) This 3) Since this application is in condition for allowant closed in accordance with the practice under E	action is non-final. nce except for formal matters, pro				
Disposition of Claims					
4) ☐ Claim(s) 179-181 and 183-203 is/are pending in 4a) Of the above claim(s) is/are withdraw 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 179-181 and 183-203 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or Application Papers 9) ☐ The specification is objected to by the Examiner 10) ☐ The drawing(s) filed on 29 May 2002 is/are: a)	vn from consideration. election requirement.	ov the Examiner			
Applicant may not request that any objection to the oregin and the correction of the oregin and the or	drawing(s) be held in abeyance. See on is required if the drawing(s) is obj	e 37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119					
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 					
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date 03/11/2010 (2) and 12/03/2009.	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	ite			

Art Unit: 2192

DETAILED ACTION

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114.

Applicant's submission filed on December 3, 2009 has been entered. Claims 179-181 and 183-203 have been examined.

Claim Objections

2. Claims 179, 180, and 181 are objected to.

Claim 179:

In lines 3 and 6, the phrase is considered to read as - -the <u>runtime reconfigurable</u> cellular structure- - as previously recited in lines 1-2.


Claims 180 and 181:

Similar correction is requested as indicated in claim 179.

Response to Arguments

3. Objection to the Specification

Examiner would like to direct Applicants' attention to MPEP 608.01(b),



Accordingly, the amended abstract of the disclosure must be presented on a separate sheet, apart from any other text.

4. Rejection of Claims 179-181 and 183-189 (Remarks, pp. 8-9)

Examiner notes that Applicants' amendments necessitated the new ground(s) of rejection as set forth in details below.

5. Rejection of Claims 194-202 (Remarks, pp. 10-11)

a) Limitations at issue "reconfigurable', "forming ... simultaneously ... computing a second part..."

Examiner respectfully disagrees with Applicants' arguments. Getzinger teaches APs as 16 Arithmetic Processors in Parallel Processing FIG.1,

computing a first part of a first one of the subgraphs with a first cell (e.g., FIG. 5, Graph {A, B, C}, first subgraph as {A, C}, second subgraph as {B}, col.9: 36-62; first part A of first subgraph {A, C} computed with a first Arithmetic Processor AP 1);

after the computing, reconfiguring the first cell for computation of a first part of a second one of the subgraphs (e.g., FIG. 5, after the computing, reconfiguring AP 1 for computation first part B of second subgraph {B}, please see Node A output source to 2, 2 sink to B, B assigned to AP 1); and

simultaneously with the reconfiguring, computing a second part of the first subgraph with a second cell (e.g., FIG. 5, simultaneously, computing second part C of first subgraph {A, C} with a second Arithmetic Processor AP 2, please see more in FIG. 3 with Dispatch Queue, Arithmetic Processors (in the instant case: 2 APs), Graph Process Controller GPC Scheduler, col.11: 60 - col.12: 29).

b) Limitations at issue "state information ... to a subsequently executed subgraph"

Examiner respectfully disagrees with Applicants' arguments. Getzinger teaches, simultaneously with the reconfiguring, computing a second part of the first subgraph with a second cell (e.g., FIG. 5, simultaneously, computing second part C of

Art Unit: 2192

first subgraph {A, C} with a second Arithmetic Processor AP 2, please see more in FIG. 3 with Dispatch Queue, Arithmetic Processors (in the instant case: 2 APs), Graph Process Controller GPC Scheduler, col.11: 60 - col.12: 29);

wherein state information determined for one of the subgraphs is transferred from the one of the subgraphs to a subsequently executed subgraph (e.g., FIG. 7 and related text; FIG. 39, current node ID --> fetch node instances --> executive primitive --> load subsequent node; FIG. 47, transferring data, status and signal).

6. Rejection of Claims 190-193

Examiner notes that Applicants' amendments necessitated the new ground(s) of rejection as set forth in details below.

7. Rejection of Claim 203

Examiner notes that Applicants' amendments necessitated the new ground(s) of rejection as set forth in details below.

Claim Rejections – 35 USC §102

8. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 9. Claims 179 and 180 are rejected under 35 U.S.C. 102(e) as being anticipated by US Patent No. 5,966,534 to Cooke et al. ("Cooke").

Claim 179:

Cooke discloses a method for programming a system having a runtime reconfigurable cellular structure, comprising:

extracting a control flow graph of a program (col.2: 23-37; col.3: 62 – col.4: 26)

to be executed by the runtime reconfigurable cellular structure (col.3: 35-62; col.5: 31-42);

separating the control flow graph into a plurality of subgraphs (col.6: 1-17 and 38-64);

distributing the plurality of subgraphs among a plurality of programmable hardware modules of the runtime reconfigurable cellular structure for execution of the sub graphs by the plurality of programmable hardware modules (col.5: 50 – col.6: 1-34; col.&; 15-31);

determining state information for each of the subgraphs (col.6: 29-34); and

transferring the state information determined for one of the subgraphs from the one of the subgraphs to a subsequently executed subgraph (col.6: 29-34, immediate predecessors are executed (i.e., state information has been sent/received) → successor is (i.e., subsequently executed task/subgraph) now ready and can be inserted into a priority queue).

Claim 180:

Cooke discloses a method for programming a system having a runtime reconfigurable cellular structure, comprising:

extracting a data flow graph of a program to be executed by the runtime reconfigurable cellular structure (col.2: 23-67; col.3: 63 – col.4: 16) and

that includes a loop (col.4: 1-58);

separating the data flow graph into a plurality of subgraphs, such that the loop is split into several of the subgraphs (col.2: 23-67); and

distributing the plurality of subgraphs among a plurality of hardware modules of the runtime reconfigurable cellular structure for execution of the subgraphs by the plurality of hardware modules, such that the several subgraphs of the loop are distributed among at least two of the hardware modules (col.4: 18—col.5: 41).

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

10. Claims 194-202 are rejected under 35 U.S.C. 102(b) as being anticipated by US Patent No. 4,972,314 to Getzinger et al. ("Getzinger").

Claim 194:

Getzinger discloses a method of executing a program on a runtime reconfigurable array of cells (e.g., FIG. 1, Parallel Processing Concept with 16 Arithmetic Processors 1-16, col.5: 64 – col.6: 14), the method comprising:

forming a plurality of subgraphs based on a program (e.g.,

FIG. 1, Graph Process Controller, col.4: 63-67; a plurality of subgraphs as node structures, col.9: 37-48;

node instances (subgraph instances) are ready to "independently and concurrently" executed by placing them on a dispatch queue, col.11: 60-67 and col.1: 52-59;

nodes (subgraphs) are scheduled and dispatched to 16 Arithmetic Processors AP 1-16, col.16: 65 – col.17:21 and FIG. 1);

computing a first part of a first one of the subgraphs with a first cell (e.g., FIG. 5, Graph {A, B, C}, first subgraph as {A, C}, second subgraph as {B}, col.9: 36-62; first part A of first subgraph {A, C} computed with a first Arithmetic Processor AP 1);

after the computing, reconfiguring the first cell for computation of a first part of a second one of the subgraphs (e.g., FIG. 5, after the computing, reconfiguring AP 1 for computation first part B of second subgraph {B}, please see Node A output source to 2, 2 sink to B, B assigned to AP 1); and

simultaneously with the reconfiguring, computing a second part of the first subgraph with a second cell (e.g., FIG. 5, simultaneously, computing second part C of first subgraph {A, C} with a second Arithmetic Processor AP 2, please see more in FIG. 3 with Dispatch Queue, Arithmetic Processors (in the instant case: 2 APs), Graph Process Controller GPC Scheduler, col.11: 60 - col.12: 29);

wherein state information determined for one of the subgraphs is transferred from the one of the subgraphs to a subsequently executed subgraph (e.g., FIG. 7 and related text; FIG. 39, current node ID --> fetch node instances --> executive primitive --> load subsequent node; FIG. 47, transferring data, status and signal).

Claim 195:

The rejection of base claim 194 is incorporated. Getzinger also discloses *storing* configurations for the first one of the subgraphs and the second one of the subgraphs configuration registers associated with the first cell (e.g., FIG. 9, Graphic Processor Memory GPM, col.17: 22 - 59).

Claim 196:

The rejection of intervening claim 195 is incorporated. Getzinger also discloses marking unconfigured ones the configuration registers as unconfigured (e.g., col.28: 48 – col.29: 36).

Claim 197:

The rejection of base claim 194 is incorporated. Getzinger also discloses selecting a configuration for the first cell based on a status signal generated by the cell structure (e.g., FIG. 3, col.11: 60 – col.12: 30).

Art Unit: 2192

Claim 198:

The rejection of base claim 194 is incorporated. Getzinger also discloses selecting a configuration for the first cell based on a status signal generated by a higher-level loading unit (e.g., FIG. 2, col.7: 22 – col.8: 29).

Claim 199:

The rejection of base claim 194 is incorporated. Getzinger also discloses selecting a configuration for the first cell based on an externally generated status signal (e.g., FIG. 2, col.7: 22 – col.8: 29).

Claim 200:

The rejection of base claim 194 is incorporated. Getzinger also discloses selecting a configuration for the first cell as a function of a present configuration of the first cell and a received status signal (e.g., FIG. 3, col.11: 60 – col.12: 30).

Claim 201:

The rejection of base claim 194 is incorporated. Getzinger also discloses:

activating an unconfigured configuration register in the first cell (e.g., col.28: 48 – col.29: 36);

requesting a configuration from a higher-level load unit when the unconfigured configuration register is activated (e.g., col.7: 22 – col.8: 29); and

suspending execution of a subgraph until the requested configuration is fully loaded (e.g., FIG. 7, Graph Process Controller Functions, col.14: 31-66).

Claim 202:

The rejection of base claim 194 is incorporated. Getzinger also discloses triggering a loading of a configuration of the first cell when a status signal generated by the cell structure received by the first cell (e.g., col.9: 11-28).

Claim Rejections – 35 USC §103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

11. Claim 180 is rejected under 35 U.S.C. 103(a) as being unpatentable over US Patent No. 5,021,947 to Campbell et al. ("Campbell") in view of US Patent No. 5,606,698 to Powell (art made of record, hereafter "Powell").

Claim 180:

Campbell discloses a method for programming a system having a runtime reconfigurable cellular structure, comprising:

extracting a data flow graph of a program to be executed by the runtime reconfigurable cellular structure (FIG.1, block 40 and related text) and

that includes a loop (col.17: 1-15);

separating the data flow graph into a plurality of subgraphs (FIG.1, block 60; FIG.17, block 210); and

distributing the plurality of subgraphs among a plurality of hardware modules of the runtime reconfigurable cellular structure for execution of the subgraphs by the plurality of hardware modules, such that the several subgraphs of the loop are distributed among at least two of the hardware modules (FIG.1, blocks 60 and 70; FIG.17, blocks 210-215-220-221).

Campbell does not explicitly disclose the loop is split into several of the subgraphs.

However, in an analogous art, Powell further discloses the loop is split into several of the subgraphs (col.7: 32 – col.8: 45).

Art Unit: 2192

12. Claims 179-181 and 183-189 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dangelo (US Patent No. 5,801) in view of US Patent No. 5,572,710 to Asano et al. (art made of record, hereafter "Asano").

Claim 179:

Dangelo discloses a method for programming a system having a runtime reconfigurable cellular structure, comprising:

extracting a control flow graph of a program (e.g., col.71: 50 – col.72: 49; col.73: 27-55; col.75: 4-67);

separating the control flow graph into a plurality of subgraphs (e.g., col.17: 59 – col.18: 26-37; col.28: 26-54; col.61: 7-34);

distributing the plurality of subgraphs among a plurality of programmable hardware modules (e.g., col.62: 6-27; col.17: 60 – col.18: 57; col.16: 37-59; col.17: 54-67);

determining state information for each of the subgraphs (e.g., col.31: 1-36; col.54: 49 col.55: 2; col.39: 29-45; col.57: 26-35); and

transferring the state information determined for one of the subgraphs from the one of the subgraphs to a subsequently executed subgraph (e.g., col.62: 6-27; col.17: 60 – col.18: 57; col.16: 37-59; col.17: 54-67; col.31: 1-36; col.54: 49 col.55: 2; col.39: 29-45; col.57: 26-35).

Dangelo does not explicitly disclose the plurality of programmable hardware modules of the runtime reconfigurable cellular structure; and the plurality of subgraphs to be executed by the runtime reconfigurable cellular structure.

However, in an analogous art, Asano further discloses:

the plurality of programmable hardware modules of the runtime reconfigurable cellular structure (FIG.1, 10, 29, 33 and related text); and

the plurality of subgraphs to be executed by the runtime reconfigurable cellular structure (FIG.22, 32, 33 and related text).

Art Unit: 2192

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to combine Asano's teaching into Dangelo's teaching. One would have been motivated to do so to utilize a FPGAs as runtime reconfigurable cellular structures as suggested by Asano (col.2: 12 - col.3: 14).

Claim 180:

Dangelo discloses a method for programming a system having a configurable cellular structure, comprising:

extracting a data flow graph of a program that includes a loop (e.g., FIG. 25b, col.38: 58-65; col.79: 22-48; FIG. 36g, col.82: 1-32; FIG. 36f, col.81: 52-57);

separating the data flow graph into a plurality of subgraphs, such that the loop is split into several of the subgraphs (e.g., col.48: 1-40; col.62: 6-27); and

distributing the plurality of subgraphs among a plurality of hardware modules such that, the several of subgraphs of the loop are distributed among at least two of the hardware modules (e.g., col.82: 1-42; col.52: 2-44; FIG. 1, ASIC chip 110; col.16: 51-58; col.62: 6-32; col.33: 46-61; FIG. 20b, multi-chip module 2000).

Dangelo does not explicitly disclose the plurality of programmable hardware modules of the runtime reconfigurable cellular structure; and the plurality of subgraphs to be executed by the runtime reconfigurable cellular structure.

However, in an analogous art, Asano further discloses:

the plurality of programmable hardware modules of the runtime reconfigurable cellular structure (FIG.1, 10, 29, 33 and related text); and

the plurality of subgraphs to be executed by the runtime reconfigurable cellular structure (FIG.22, 32, 33 and related text).

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to combine Asano's teaching into Dangelo's teaching. One would have been motivated to do so to utilize a FPGAs as runtime reconfigurable cellular structures as suggested by Asano (col.2: 12 - col.3: 14).

Claim 181:

Art Unit: 2192

Dangelo discloses a method for programming a system having a cellular structure, comprising:

extracting from a program at least one of a data flow graph and a control flow graph (e.g., FIG. 25b, col.38: 57-65; col.69: 1-5; col.72: 3-14);

separating the at least one of the graphs into a plurality of subgraphs (e.g., col.26: 15-31; col.35: 27-29; col.52: 15-39); and

distributing the plurality of subgraphs among a plurality of hardware modules (e.g., col.33: 1-45; col.34: 43-50; col.17: 8-24);

wherein the separating includes providing communication arrangements adapted for storage separating the at least one of all data to be processed (e.g., col.15: 38-62; col.75: 4-40)

in a subsequent hardware module according to connections between the between the plurality of subgraphs (e.g., col.20: 45-61; col.5: 1-27; col.9: 46-67; col.29: 20-42).

Dangelo does not explicitly disclose the plurality of programmable hardware modules of the runtime reconfigurable cellular structure; and the plurality of subgraphs to be executed by the runtime reconfigurable cellular structure.

However, in an analogous art, Asano further discloses:

the plurality of programmable hardware modules of the runtime reconfigurable cellular structure (FIG.1, 10, 29, 33 and related text); and

the plurality of subgraphs to be executed by the runtime reconfigurable cellular structure (FIG.22, 32, 33 and related text).

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to combine Asano's teaching into Dangelo's teaching. One would have been motivated to do so to utilize a FPGAs as runtime reconfigurable cellular structures as suggested by Asano (col.2: 12 - col.3: 14).

Claim 183:

Dangelo discloses the method of claim 181, wherein the separating includes separating the at least one the graphs into the plurality of subgraphs so that data

Art Unit: 2192

transmission between the plurality of subgraphs is minimized (e.g., col.17: 44-67;

col.59: 63 - col.60: 16).

Claim 184:

Dangelo discloses the method of claim 181, wherein the separating includes separating the at least one of the graphs into the plurality of subgraphs so that no loop-

back is obtained between the plurality of subgraphs (e.g., col.39: 29-45; col.82: 1-33).

Claim 185:

Dangelo discloses the method of claim 181, wherein the separating includes

separating the at least one of the graphs into the plurality of subgraphs so that the

subgraphs match resources of the hardware modules (e.g., col.18: 5-12; col.19: 1-16).

Claim 186:

Dangelo discloses the method of claim 181, wherein memory elements are

inserted between the plurality of subgraphs, the memory elements adapted to save data

passed between subgraphs (e.g., col.62: 48-66; col.71: 1-14; FIG. 25c and related text).

Claim 187:

Dangelo discloses the method of claim 181, wherein each of the plurality of

subgraphs includes nodes, the method further comprising: transmitting status signals

between nodes within one of the subgraphs so that a state of each individual one of the

nodes of the one of the subgraphs is available to each of the other nodes of the one of

the subgraphs (e.g., col.30: 25-49; col.31: 1-30; col.26: 15-32; col.74; 15-24).

Claim 188:

Dangelo discloses the method of claim 181, wherein each of the plurality of

subgraphs includes nodes, the method further comprising: transmitting status signals

from a first node of at least one of the plurality of subgraphs to a higher-level unit

adapted to control configuration of the plurality of hardware modules so as to trigger reconfiguration (e.g., 2: 44-56; col.5: 28-47).

Claim 189:

Dangelo discloses the method of claim 181, wherein the extracting includes, for a conditional instruction, extracting a plurality of different subgraphs, each representing a different instruction path, one of the different subgraphs being executed depending on an evaluation of the conditional instruction (e.g., col.75: 42-54; col.78: 16-65; col.80: 3-40).

13. Claims 190-193 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dangelo in view of McGeer (US Patent No. 6,421,808) and Asano.

Claim 190:

Dangelo discloses a method of executing a single program on a system having a configurable cellular structure, comprising:

separating the single program into several subgraphs (e.g., col.17: 17-43; col.26: 15-46; col.47: 50-67; col.52: 15-39);

distributing the several subgraphs among different cells (e.g., col.17: 54 – col.18: 37; col.21: 45-67); and

executing the several subgraphs via the cells, the executing including: transmitting a data signal from a first cell via which a first one of the subgraphs is executed to a second cell via which a second one of the subgraphs is executed.

Dangelo does not explicitly disclose *transmitting a status with the data signal, the status indicating whether the data signal is valid.*

However, in an analogous art, McGeer further discloses *transmitting a status with* the data signal, the status indicating whether the data signal is valid (e.g., col.13: 59-67; col.14: 64 – col. 15: 12; col.30: 66 – col.31: 16; col.31: 44-67).

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to combine McGeer's teaching into Dangelo's teaching. One

would have been motivated to do so to perform computation based on valid input signals as suggested by McGeer (e.g., col.3: 26-57).

Dangelo does not explicitly disclose the different cells of an array of runtime reconfigurable cells; and the several subgraphs to be executed via the runtime reconfigurable cells.

However, in an analogous art, Asano further discloses:

the different cells of an array of runtime reconfigurable cells (FIG.1, 10, 29, 33 and related text); and

the several subgraphs to be executed via the runtime reconfigurable cells (FIG.22, 32, 33 and related text).

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to combine Asano's teaching into Dangelo's teaching. One would have been motivated to do so to utilize a FPGAs as runtime reconfigurable cellular structures as suggested by Asano (col.2: 12 - col.3: 14).

Claim 191:

McGeer discloses the method of claim 190, further comprising: receiving a valid data signal at the second cell; and acknowledging receipt of the valid data signal (e.g., col.15: 43 – col.16: 59).

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to combine McGeer's teaching into Dangelo's teaching. One would have been motivated to do so to as set forth above.

Claim 192:

Dangelo discloses the method of claim 191, further comprising, transmitting by the second cell an indication that a signal is expected (e.g., col.16: 9-16; col.19: 50 – col.20: 57).

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to combine McGeer's teaching into Dangelo's teaching. One would have been motivated to do so to as set forth above.

Art Unit: 2192

Claim 193:

Dangelo discloses the method of claim 192, further comprising: transmitting by the first cell an indication that the first cell is transmitting the expected signal (e.g., col.15: 43 – col.16: 59; col.16: 9-16; col.19: 50 – col.20: 57).

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to combine McGeer's teaching into Dangelo's teaching. One would have been motivated to do so to as set forth above.

14. Claim 203 is rejected under 35 U.S.C. 103(a) as being unpatentable over US Patent No. Dangelo in view of US Patent No. 6,708,325 to Phillips et al. ("Phillips") and Asano.

Claim 203:

Dangelo discloses a method for programming a system having a runtime configurable cellular structure, comprising:

extracting from a program at least one of a data flow graph and a control flow graph (e.g., FIG. 25b, col.38: 57-65; col.69: 1-5; col.73: 27-55);

separating the at least one of the graphs into a plurality of subgraphs (e.g., col.17: 60 – col.18: 37; col.21: 45 – col.22: 37); and

distributing the plurality of subgraphs among a plurality of hardware modules (e.g., col.62: 6-27; col.26: 1-31); wherein:

the extracting includes, for a conditional instruction of the program, extracting a plurality of different subgraphs (e.g., col.78: 1-39; col.80: 3-44),

the distribution of the plurality of subgraphs includes adapting the plurality of hardware modules such that state information determined for a first one of the subgraphs is transferred from the first one of the subgraphs to another subgraph that is to be subsequently executed (e.g., col.54: 65 – col.55: 2; col.61: 7-33; col.31: 1-36; col.71: 1-12).

Dangelo does not explicitly disclose other limitations. However, in an analogous art, Phillips further discloses:

Art Unit: 2192

extracting a plurality of different subgraphs, each representing a different instruction path of the conditional instruction (e.g., col.6: 23-67),

the conditional instruction indicating which of the executed instruction paths is to be selected for providing output of the selected instruction path output to a further subgraph (e.g., col.3: 66 – col.4: 35; col.7: 47 – col.8: 19);

for each one of the different subgraphs, the system sets execution of the subgraph to be bypassed as soon as an evaluation in accordance with the conditional instruction reveals that output of the subgraph will not be selected (e.g., col.8: 9-19).

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to combine Phillips' teaching into Dangelo's teaching. One would have been motivated to do so to perform branch prediction and to load the actually needed configuration in the case of missed prediction as suggested by Phillips (e.g., col.8: 9-19).

Dangelo does not explicitly disclose the plurality of programmable hardware modules of the runtime configurable cellular structure; and the plurality of subgraphs to be distributed/executed by the runtime configurable cellular structure.

However, in an analogous art, Asano further discloses:

the plurality of programmable hardware modules of the runtime configurable cellular structure (FIG.1, 10, 29, 33 and related text); and

the plurality of subgraphs to be distributed/executed by the runtime configurable cellular structure (FIG.22, 32, 33 and related text).

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to combine Asano's teaching into Dangelo's teaching. One would have been motivated to do so to utilize a FPGAs as runtime reconfigurable cellular structures as suggested by Asano (col.2: 12 - col.3: 14).

Conclusion

15. Any inquiry concerning this communication should be directed to examiner Thuy (Twee) Dao, whose telephone/fax numbers are (571) 272 8570 and (571) 273 8570,

Art Unit: 2192

respectively. The examiner can normally be reached on every Tuesday, Thursday, and Friday from 6:00AM to 6:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tuan Q. Dam, can be reached at (571) 272 3695.

Any inquiry of a general nature of relating to the status of this application or proceeding should be directed to the TC 2100 Group receptionist whose telephone number is (571) 272 2100.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

/Twee Dao/ Examiner, Art Unit 2192